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1.0) Introduction to Digital Signal Processing: 
Digital Signal Processing (DSP) is one of the widely researched engineering concepts with 
applications in diverse fields like air traffic control, military radar systems, radio, mobile and 
satellite communications, weather forecasting. DSP provides an efficient and better way of 
communication for transferring the digital signals from source to destination by processing and 
analyzing the signals. This is because DSP is application – specific towards its intended application. 






In Figure 1 in a general DSP scheme, the input is usually an analog signal generated naturally and 
the analog filter allows required frequency bandwidths to the next stage. An Analog to Digital 
Converter (ADC) converts the analog signals to digital signals and the DSP block analyzes and 
processes these digital signals for efficient and error free transmission. At the receiver end, the 
Analog 
Input ADC Analog 
Filter 





Figure 1: DSP Scheme in Communications (adapted from [1])  
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processed digital signal is converted back to an analog signal by a Digital to Analog converter 
(DAC) and filtered by an analog filter. The present thesis work is focused on hardware design for 
one of the core functions of a DSP block.  
The primary function of DSP block is to perform mathematical and numerical manipulations on 
digital signals. For example, let an analog signal with maximum frequency f   having some noise 
that is sampled at the Nyquist rate (Ts = 1/2f) and quantized to give a digital signal. This digital 
signal may undergo any mathematical modifications, like frequency transformations, 
differentiation, integration, noise filtering for the desired output. Generally, functions on a digital 
signal can be implemented using a software approach with the help of a general computer or by 
special DSP hardware. Though a general purpose computer is a straight forward and convenient 
way for illustrating DSP theory and applications, high speed real time signal processing require 
special purpose DSP hardware for faster calculations and accuracy. Between these two extremes 
sits the programmable microprocessors possibly attached to general purpose host computers [1].  
1.1) Need for Frequency Transformation of a Digital Signal: 
Mathematical analysis of a signal can be done in either time domain or frequency domain. The time 
domain functions of a signal are not feasible and flexible for implementation on hardware, so the 
signals are transformed into the frequency domain to provide a better way for real time hardware 
implementations. Frequency domain analysis is a better approach due to the following three main 
reasons. a) The time domain analysis allows alterations to only the amplitude and phase of input 
signal, whereas, the frequency domain analysis allows modifications to the underlying frequencies 
of input signal b) The frequency ranges of a signal when obtained, helps in enhancing and 
suppressing, band stopping, band filtering of desired frequencies from the original signal. c) If the 
input signal is defined by its frequency spectrum and a system by its frequency response, then the 
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output is a simple multiplication of these terms compared to difficult convolution operation in time 
domain. 
1.2) Frequency Spectrum of Digital Sequences: 
1.2.1)  Periodic Digital Sequences: If a digital signal is strictly periodic, then the frequency 
spectrum of the signal has discrete spectral lines, called the line spectrum and are harmonically 
related. This series of spectral lines is called the Discrete Fourier Series. The Discrete Fourier Series 
analysis equation is given in Equation 1.1 with ‘ak’ denoting the Kth frequency spectral component 
and K varying from 0 to N-1 [1] . 





 ;  0 ≤   ≤  N − 1                                                       (1.1) 
1.2.2) Aperiodic Digital Sequences: The Discrete Fourier series equation can be modified to 
calculate the frequency spectrum of aperiodic signals. By observing Equation (1.1), it can be 
deduced that increasing period N makes the frequency spectral lines (ak values) more close to each 
other. Therefore, as N (period) tends to move towards infinity the input signal can be considered 
almost aperiodic and the frequency spectral lines bunch together forming a continuous spectrum. 
The product N *  in Equation (1.1) is finite though N tends to move towards infinity. Rewriting 
the Discrete Fourier Series Equation (1.1) by replacing factor 2!/   with  Ω    gives Equation 
(1.2) [1] . 
#(Ω) =  




                                                                        (1.2) 
For aperiodic signals, in a general sense, the summation is calculated over all the positive and 
negative values of n, so changing the limits in Equation (1.2) produces Equation (1.3) [1]: 
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                 #(Ω) =  % 	




The modified Discrete Fourier Series equation for aperiodic signals in Equation (1.3) is called the 
Fourier transform (X(Ω))  and is a continuous frequency spectrum of aperiodic digital sequence 
(	
). 
1.2.3) Aperiodic Sequences with Finite Length (Discrete Fourier Transform (DFT)): In the 
previous section, the frequency spectrum of aperiodic signals over entire sequence with n ranging 
from -∞ to +∞ was calculated. But in the real world, aperiodic sequences with finite number of 
non-zero sample values are more common. Therefore, the frequency spectrum of these finite length 
aperiodic sequences is calculated by assuming that the finite non-zero sample values are periodic 
over an entire length. For example, if the aperiodic sequence is finite with N samples, then the 
sequence is treated as periodic with period N over the entire length. This simplifies the calculation 
of frequency spectrum to Discrete Fourier series (periodic sequences) discussed earlier. 
Multiplying and replacing  ∗  in Equation (1.1) with X (k), and rewriting exponential factor 
as  (, the Discrete Fourier Transform equation is obtained as [1]. 




, 0 ≤   ≤  N − 1                                                 (1.4) 
The above equation gives the frequency spectrum of aperiodic sequence with finite N samples. On 
the other hand, the IDFT (Inverse Discrete Fourier Transform) regenerates the original sequence 
	
 from X (k) called the synthesis equation and is given in Equation (1.5) [1]. 
	





1.3) Fast Fourier Transform:  
Expanding equation (1.4) for Discrete Fourier Transform the following frequency spectral 
components at the output is obtained. 
#(0) =  	0(8 + 	0(8 + 	0(8  + 	0(8 + 	0(8 + 	0(8 + 	0(8 + 	0(8 
#(1) =  	0(8 + 	0(8 + 	0(8  + 	0(80 + 	0(81 + 	0(82 + 	0(83 + 	0(84 
#(2) =  	0(8 + 	0(8 + 	0(81  + 	0(83 + 	0(85 + 	0(8 + 	0(8 + 	0(81 
#(3) =  	0(8 + 	0(80 + 	0(83  + 	0(86 + 	0(8 + 	0(82 + 	0(85 + 	0(8 
#(4) =  	0(8 + 	0(81 + 	0(85  + 	0(8 + 	0(83 + 	0(8 + 	0(81 + 	0(85 
#(5) =  	0(8 + 	0(82 + 	0(8  + 	0(82 + 	0(8 + 	0(82 + 	0(80 + 	0(802 
#(6) =  	0(8 + 	0(83 + 	0(8  + 	0(85 + 	0(81 + 	0(80 + 	0(803 + 	0(81 
#(7) =  	0(8 + 	0(84 + 	0(81  + 	0(8 + 	0(85 + 	0(802 + 	0(81 + 	0(816 
Table 1: Frequency Components of 8-point DFT [adapted from [2]] 
 
From the equations in Table 1, an observation can be made that the number of multiplications 
required for an 8 point DFT are a total of 64. In general, for an N point DFT, the total complex 
multiplications required are 2*N2. If the sequence is either even or odd, the computational 
complexity is still N2 multiplications. However, for a large sample number N = 1000, total of 106 
multiplications are required in calculating DFT which is the most time consuming effort in 
hardware. To reduce this time of computation and increase the calculation speed, an underlying 
property of redundancy in the DFT is used.  
It may be observed that, while calculating the DFT, the same values of 	
 ( are 
calculated many times as the computation proceeds. This is because the factor  ( is a periodic 
function with limited number of distinct values. Therefore, using the symmetry and redundancy 
within the DFT, efficient algorithm is derived to reduce the computational complexity of DFT. 
These highly efficient algorithms for speeding up the calculation of DFT are called the Fast Fourier 
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Transforms [1]. Many FFT algorithms with different features are known in calculating DFT of 
which the butterfly algorithm is the most commonly-used FFT algorithm and is widely used in 
almost all of the hardware implementations for calculating DFTs. 
1.4) Butterfly Algorithm for Fast Fourier Transform [2]: 
A N point DFT can be broken down into N/2 DFTs. This is typically called decomposition [1]. 
Conventional decomposition assumes that the number of samples N is not a prime and in more 
general N is restricted to the lengths of N=2i   (called radix 2) where i is a positive integer. 
Procedures for N=4i (called radix-4) can also be implemented, but are less prevalent than radix 2 
DFTs. Breaking down the input sequences 	
  into shorter, interleaved, subsequences by 
conventional decomposition is referred as the Decimation in Time domain  FFT. Furthermore, 
Decomposition of input sequences is achieved by using the properties of symmetry and periodicity 
of ((9:;<<= >?9@AB) values. The present focus for this thesis is N=8 point FFT hardware. 
A set of twiddle factors for N=8 is given in Table 2, to show the property of symmetry and 
periodicity. 









Table 2: Twiddle Factors of N =8 
(815 = (81 = (80 = (81 = (83 = (85 = (8 =  1 
(816 = (81 = (800 = (82 = (84 = (86 =  (8 
(81 = (801 = (83 = (85 = (8 =  (8 
(810 = (802 = (84 = (86 = (8 =  (80 
(811 = (803 = (85 = (8 = (8 = (81 = − (8 =  −1 
(812 = (804 = (86 = (8 = (80 = (82 =  −(8 
(813 = (805 = (80 = (8 = (81 = (83 =  −(8 




Using the above properties and twiddle factor values, a N=8 point DFT can be split into 
two 4-point DFTs. Decimating further, each 4-point DFT can be split into two 2-Point DFTs. For 
example, if 	
 is defined for n = {0,1,2,3,4,5,6,7}, DFT of 	
 can be achieved in terms of four 
2-point DFTs by splitting ‘n’ as {0,4},{2,6},{1,5},{3,7}. Two point DFTs for each pair are 
computed and these four 2 point DFTs are combined into two four point DFTs. The two 2-point 
DFTs are again combined to give the final output X(k). Therefore, an 8 point DFT can be achieved 
by calculating four 2-point DFTs termed as radix-2 decimation. This decimation in Time domain 
is classified as a Cooley-Tuckey algorithm for a FFT [30] and is generally represented as butterfly 
structure in flow graph. A simplified 2-point butterfly and complete butterfly structure of 8 point 
Decimation in Time domain FFT are given in the Figure 2 and Figure 3, respectively.  
 
Figure 2: Simplified 2-Point Decimation in Time FFT (adapted from [2])
 





It is important to note that the inputs of decimation in time domain FFT algorithm do not follow a 
natural order whereas, the output frequency spectra follow a natural order. Therefore, bit reversal 
ordering must be applied to the input samples before proceeding to the actual butterfly operation. 
Therefore, each input is assigned with a binary equivalent of decimation index ‘n’ and the binary 
bits are placed in reverse order and converted back to the decimal number, as shown in Table 3. 
This passes the correct order of inputs to get the outputs in natural order. 
Decimal 0 1 2 3 4 5 6 7 
Binary 
Equivalent 
000 001 010 011 100 101 110 111 
Bit 
reversal 
000 100 010 110 001 101 011 111 
Decimal 
Equivalent 
0 4 2 6 1 5 3 7 
Table 3: Bit Reversal of FFT 
 
1.5) Decimation in Frequency, FFT algorithm: 
As discussed earlier, the decimation in time domain FFT divides the input data into subsequences 
grouping for the even and odd parts. The decimation of a sequence in frequency domain of the FFT 
is the counterpart of decimation in time where the output is decimated instead of input. In short, 
the decimation in frequency can be achieved from decimation in time domain by simply reversing 
the signal flow direction and interchanging inputs and outputs. In this scenario, the bit reversal is 
applied to the frequency components at outputs as decimation starts from frequency components X 




Figure 4: Butterfly Structure of 8-point DIF- FFT (adapted from [2], [30]) 
 
Throughout the implementation of the hardware architecture for the FFT, the decimation in 
frequency butterfly FFT (Figure 4) is followed in this report and the reordering of outputs to get 
the natural order of the sequence is assumed to be utilized. 
1.6) Importance of FFT:  
During a frequency transformation, the FFT is much more important compared to DFT, because of 
its speed advantage. As stated earlier, the number of complex multiplications required in calculating 
DFT is of the order N2. By breaking down N-point DFT into 2-point transforms, there are log2N 
stages of computation (Figure 3). For a N sampled sequence, there are log2N stages and each stage 
have a nominal N/2 number of complex multiplications. Thus, the total computation speed is of the 
order N/2 log2N for an FFT. The speed efficiency of FFT over DFT tabulated in Table 4. 
 Efficiency = HIJKI LM NLOPQKR OSQTUPQUNVTULW U XYZ  HIJKI LM NLOPQKR OSQTUPQUNVTULW U YYZ = [\[ QL][ =  
[
QL][                            (1.6) 
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N DFT Multiplications FFT Multiplications FFT Efficiency 
8 64 12 16:3 
256 65,536 1024 64:1 
512 2,62,144 2,304 114:1 
1024 1,048,576 5,120 205:1 
2048 4,194,304 11,264 372:1 
4096 16,777,216 24,576 683:1 
Table 4: Speed Efficiency of FFT over DFT [adapted from [2]] 
 
Therefore, to reduce the computational time and increase the overall speed, the FFT is a more 
feasible and convenient approach for implementing the frequency transformation function within 
software or hardware implementations. 
1.6.1)  Necessity for Special FFT Hardware: DSP algorithms like the FFT can be implemented 
either using software on general-purpose computers or by designing a separate hardware processor 
for a DSP. When the FFT is implemented using software, the run time is significantly higher as 
well as an increase in power consumption. In the worst case, if the number of samples in an input 
sequence increase, a normal microprocessor may fail due to the tremendous power consumption. 
Also, as the frequency components of a digital signal are extensively useful, such as in earth quake 
sensing, magnetic resonance imaging (MRI), weather forecasting, mobile communications 
(multiplexing and de-multiplexing), there is large need for separate hardware for DSP functions 
like the FFT.  Besides this, the DSP function involves lot of feedback and loop calculations when 
compared to traditional arithmetic functions. This requires separate memory elements to store the 
values for handling loops and feedback operations. A general microprocessor or microcontroller 
fails to provide efficient feedback and loop operations, thereby, making processors important for 
application –specific applications. The FFTW [4] is a widely accepted free software that generates 
11 
 
source codes and C-subroutines for computing FFT used in many applications. The performance 
measures of FFTW on various commercial Intel microprocessors is published in [5].  
1.6.2)  Example of FFT using MATLAB Software: A simple example of 8-point FFT using 
software approach (MATLAB [31]) is given below. 
x = [1+1i 3+3i 4+4i 5+5i 8+8i 9+9i 10+10i 32+32i]; 
X= fft(x); 
The FFT of the above given inputs as obtained from the MATLAB is  
X= 72.0000+72.0000i, -21.4853+37.1838i, -30.0000+20.0000i, -39.1838-4.5147i, -
26.0000-26.0000i, -4.5147-39.1838i, 20.0000-30.0000i, 37.1838-21.4853i.  
1.7) Thesis Organization: 
This thesis work targets low power hardware design for computing the 8-point floating point FFT 
and the next chapters discuss the hardware realization of the Cooley-Tukey butterfly algorithm 
using a synchronous pipelined architecture approach. 
Chapter 2 presents the real time example of Texas instrument’s hardware FFT accelerator 
attached to C55x DSP. In addition, background for the IEEE 754 Single Precision format and 
background of CMOS VLSI, use of CMOS in digital design, power consumption and reduction 
factors in CMOS, parallel & pipeline architectures of FFT are introduced. 
Chapter 3 details the implementation of floating point FFT architecture, design of the 
butterfly module, control logic for butterfly operation, architecture for floating point addition/ 
subtraction and floating point multiplication.  
Chapter 4 gives the reports of logical verification and power estimation of the design. 
VHDL description of the design, simulation results, output waveform and comparison of the results 
12 
 
to MATLAB results, power & performance comparison to earlier designs are also detailed in 
chapter 4. Chapter 5 concludes the thesis with suggestions for future modifications to the present 













2.0)  FFT Core as Accelerator in TI-C55x DSPs [6]: 
Texas instruments (TI) is one of the leading producers of low-power Digital Signal 
Processors(DSPs). They are currently producing cores of lowest active power solution that are less 
than 0.20mw/MHZ and delivering a performance that exceeds 12GFLOPs/W [6].  TI produces DSP 
cores for the C55xx, C674x, C66x Digital Signal Processors series with power efficiency ranging 
from 1mw/MHZ to 10mw/MHZ and speeds ranging from 60MHz to 1.2GHz [6]. The C55x DSP 
processors supporting an FFT that is tightly attached to its core is briefly presented here. 
 
Figure 5: Block Diagram of TI C55x DSP with HWAFFT (adapted from [6]) 
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Figure 5 gives the block diagram of TI-C55x DSP with a FFT hardware accelerator tightly 
coupled to the DSP core. The FFT hardware accelerator (HWAFFT) that comes with C55x can 
perform complex valued DIT -FFT (Decimation in Time domain FFT) for 8 to 1024 fixed points. 
It also performs the inverse FFT and bit reversal order operations of FFT. The HWAFFT is 
physically present outside the DSP core, but is tightly coupled to the core and have access to full 
memory bandwidth, core’s internal registers, accumulators and address generation units.  
The core of HWAFFT consists of a single Radix-2 DIT butterfly implemented in hardware. 
It supports two stages, a single stage mode and double-stage mode where one FFT stage is 
performed in each pass of single stage mode and two FFT stages are performed in each pass of 
double stage mode. The logic of HWAFFT is pipelined to deliver maximum throughput. The 
HWAFFT core’s first pipeline stage computes complex multiplication with twiddle factors and 
second pipeline stage performs complex addition and subtraction. The twiddle factors used in 
complex multiplication are stored in a look up table (LUT) in the HWAFFT core.   
The 512 complex twiddle factors (16bit each) are made available in LUT for computing up 
to 1024 point FFTs. The latency of HWAFFT core is 5 cycles in single stage mode and 9 cycles in 
double stage mode. The communication between the CPU and HWAFFT is achieved through the 
software. The CPU instruction set architecture (ISA) includes a class of co-processor instructions 
allowing CPU to initialize, pass data to and execute butterfly computations of the HWAFFT. The 
HWAFFT shown in Figure 5 supports the input and output vectors of complex numbers with real 
and imaginary parts represented in two’s complement, 16 bit fixed-point floating numbers. Table 
5 compares the FFT performance of the HWAFFT vs FFT using the CPU (with CPU operated at 





BR = Bit Reverse 
Table 5: FFT Performance on HWAFFT vs CPU (adapted from [6]) 
2.1) IEEE 754 -1985 Single Precision Floating Point Number: 
The IEEE 754 Single precision floating point format is a computer number format as mentioned in 
IEEE 754-1985 standard [7], this standard is commonly used representation for numbers, on present 
day computers. The IEEE 754 single precision floating point number occupies 4 bytes = 32bits in 
a computer memory. The precision of floating point numbers is about 6 to 9 digits of decimal 
representation. The 32 bit single precision floating point representation is shown in Equation 2.1 
1 bit  8 bits  23 bits  
Sign   Exponent Mantissa 
^E_A =  (−1) WU]  2KRPLKT4 (1. Mantissa)     (2.1) 
The 32 bit number representation is usually normalized (1.Mantissa) which says that all the 
numbers lie between [1,2) in the IEEE 754 format. Since, all binary numbers except zero start with 
a leading ‘1’. This gives an extra bit of precision when normalized. 
2.1.1)  Advantage of Floating Point DSPs over Fixed Point DSPs: All the present day integrated 
circuits are developed using efficient electronic design automation (EDA) software tools which 
follow floating point number systems. Developing an IC for fixed point FFT core causes more 









HWA versus CPU 
FFT +  BR Cycles Energy/FFT 
(nJ/FFT) 
FFT + BR Cycles Energy/FFT 
(nJ/FFT) 
x Times Faster 
(Scale) 
x Times Energy 
Efficient (Scale) 
8 pt 92 + 38 = 130 23.6 196 + 95 = 291 95.1 2.2 4 
16 pt 115 + 55 = 170 32.1 344 + 117 = 461 157.1 2.7 4.9 
32 pt 234 + 87 = 321 69.5 609 + 139 = 748 269.9 2.3 3.9 
64 pt 285 + 151 = 436 98.5 1194 + 211 = 1,405 531.7 3.2 5.4 
128 pt 633 + 27 9 = 912 219.2 2499 + 299 =2,798 1,090.4 3.1 5 
256 pt 1133 + 535 = 1668 407.2 5404 + 543 = 5,947 2,354.2 3.6 5.8 
512 pt 2693 + 1047 =3740 939.7 11829 + 907 = 12,736 5,097.5 3.4 5.4 
1024 pt 5244 + 2071 = 7315 1,836.2 25934 + 1783 = 27,717 11,097.9 3.8 6 
16 
 
floating point representation when realizing the hardware. Therefore floating point architectures 
are widely preferred to reduce the development time and effort of the IC. Also, though the fixed 
point DSP processors are cheaper compared to floating point processors, the floating point DSPs 
have an advantage of better precision, dynamic range and development time compared to fixed 
point DSPs.  
In floating point representation, the gap between a floating point number and its adjacent 
number is usually one ten-millionth of the value of the number [8]. Therefore, when a signal value 
is represented using floating point, there is an added noise to the signal during rounding off of the 
number. This added noise results in signal to noise ratio of approximately 30 million to one [8].  
In fixed point number representation, the gap between the number and its adjacent number 
is usually one ten-thousandth of the value of the number which is very large compared to floating 
point numbers. This large gap results in more noise added to the fixed point number when rounding 
off and approximately leaves the signal to noise ratio to be, ten thousand to one. If the DSP has to 
perform 500 iterations over the signal, it results an added noise on to fixed point number 
representation during round off in each iteration, leaving the signal to noise ratio to be about twenty 
to one. This is really poor performance that is undesired and can be overcome using floating point 
representation. Moreover, most of the floating point DSPs can also execute fixed point operations 
though the execution efficiency differs for both operations. 
2.2) CMOS LOGIC: 
Many IC technologies are available in the market and the choice of particular fabrication 
technology depends on the design goal of end product. Early bipolar transistors (RTL-Resistor 
Transistor Logic) are certainly the right choice for faster IC designs compared to MOSFET (Metal 
Oxide Semiconductor Field Effect Transistor) families. But, the power consumption and heat 
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dissipation of the RTL family limits the number of transistors to be integrated in a single chip, 
found in [9].  
The introduction of MOSFET led to CMOS logic which solved the problem of transistor 
limiting and power consumption in an IC. CMOS logic with its complementary nature and being 
operated with smaller voltages is the best available technology for low-power designs [9]. Also, 
Speed is compromised to an extent in CMOS compared to RTL, but this can be overruled with the 
increased count of transistors and smaller less power consumption foot prints in CMOS. 
Complementary N-MOS pull down and P-MOS pull up networks are used in building a CMOS 
logic function as shown in Figure 6 a). The examples of inverter and OR gates implemented in 
CMOS logic are given in Figure 6 b) and c). 
 
Figure 6: a) CMOS Logic network b) CMOS- Inverter c) CMOS-OR gate 
 
2.2.1)  Voltage and Current (I-V) Characteristics of MOSFET [10]: A p-type or n-type MOSFET 
transistor has three regions of operation which are cut-off region, linear region and saturation 
region. The voltage-current equation between source and drain for the three regions are given below 
for most transistors that operate under strong inversion [10]. 
fJW =  0  ;  >@A  g]W  =  0  (h^9 @>> Ai;@












a) b) c) 
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fJW = β k g]W –  gT–  mno p  ;  >@A  gJW <  gWVT (=;
A Ai;@
)      (2.3) 
fJW = r ( mnn – ms)[ ;  >@A  gJW > gWVT (B9^A9;@
 Ai;@
)        (2.4) 
       where  Vgs is the voltage between gate and source. 
   Vds is the voltage between drain and source 
   V dd is the supply voltage. 
The gain or β value is dependent on geometry and the technology node utilized in the manufacturing 
of MOSFET. The β value is given in Equation (2.5)  
   β =  u vwx yz       (2.5)   
 where µ is the mobility of the charge carriers in the channel  
   Cox is capacitance per unit area of gate oxide. 
The gate capacitance (parallel plate capacitance between gate and channel in MOSFET) is given 
by the equation (2.6) 
h] =    hH{(|    (2.6) 
 Where W is the width of the gate 
   L is the length of the channel 
Most of the technology nodes choose the minimum possible length L to reduce the delay and power 
consumption.  
The gate capacitance is rewritten in terms of technology parameters with constant hH{| denoted 
hPKIOUNIL  
    h] =    hGAE;?A@
(            (2.7) 
  hH{| = hGAE;?A@
      (2.8). 
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2.3) Power Consumption Factors in CMOS: 
Power in any electrical circuit is calculated using the product of current in the circuit I to the voltage 
V, i.e. Power = I * V. For CMOS transistor the I-V characteristics describe earlier results in static 
and dynamic power consumptions discussed in subsequent sections. 
2.3.1) Static Power Consumption [11]: For CMOS inverters (Figure 6 b), during steady state, any 
one of the transistors either PMOS or NMOS are always OFF and the other is ON because of 
complement nature. This always breaks the direct contact from VDD to GND during the steady 
state of the inverter. So, in any steady logic state, there is no dc path between VDD and GND and 
this leaves steady state quiescent current to be zero. But, due to the reverse bias currents in the 
transistor that is OFF, there are some leakage currents possible resulting in power consumption. 
This is called static power consumption and is given as  
B99;? G@:A =  fWS} +  f]VTK+fSN+ fNLT    (2.9) 
Where   I sub = subthreshold leakage current 
I gate = gate leakage current 
I junc = Junction leakge current 
I cont = Contention current 
 
2.3.2)  Dynamic Power Consumption:  The power consumed when a gate switches from logic level 
high to low or vice versa is said to be dynamic power consumption. Dynamic power consumption 
is mainly due to two factors: switching of load capacitances and short circuit current during 
switching.   
a) Switching Power:  During switching activity, the power consumed with the output 
capacitor charging and discharging is estimated by [11]. 
     ~WUTNU]  = h gJJ    >W        (2.10) 
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  >W   is switching frequency and is given in equation (2.11) 
     >W  =  >       (2.11) 
Here α is called activity factor and f is the systems clock frequency. 
b) Internal Short Circuit Current: During the switching of transistors, both the NMOS 
and PMOS may be ON for a temporary time. This leads to a moment of circuit 
current between VDD and GND, called the Crow-bar current [12]. Also, the 
internal capacitance in P-MOS and N-MOS get charged and discharged leading to 
some power loss. These factors result in short circuit current during switching. 
 So, Dynamic Power =   Switching Power + Short Circuit power. 
Generally Short circuit power is neglected as it is mostly less than 10% of total 
dynamic power. 
2.4) Power Reduction Techniques [12] [13]:  
2.4.1) Clock Gating: To avoid switching activity (dynamic power consumption), registers unused 
are turn off by stopping the clock [12]. This saves the clock activity, eliminating switching activity 
in the unused block. General clock gating technique is given in the figure. Clock gating technique 
is one of the best way to reduce dynamic power.            
                           










Figure 7: Clock Gating Technique 
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2.4.2) Power Gating [13], [14]: Leakage power is dissipated by short circuit current during switch 
activity and also in steady state mode. The leakage power is caused mostly by Igate and Isubt (gate 
and sub threshold) leakage currents. This can be reduced by the idea of power gating. In power 
gating technique, sleep transistors are used as switches for block of cells instead of individual gates 
to turn of power to the block of cells. The sleep transistors are treated as either virtual VDD [12] 
or virtual GND [13].  The outputs of block of cells are also sent to sleep mode to prevent invalid 
logic levels passing on to next stage. 
2.4.3) Disadvantages: Switching of sleep transistors during normal operation costs dynamic 
power and voltage drop across the sleep transistor degrades performance of the design. The sleep 








Figure 8: Power Gating Technique 
2.5) Pipelined vs Parallel Arithmetic Architecture:  
Parallel processing architectures consist of multiple processing units interconnected. The parallel 
processing architectures have the advantage of speed, but they require more hardware and results 
in more area and power consumption. Parallel architectures are best used in getting high throughput 









iq   
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FFT implementation are given in [5] and the parallel FFT architecture implemented using only 
combinational circuits is given in [6]. During a pipelined arithmetic architecture, the arithmetic 
operations are executed by an overlap operation in stages, where each stage executes an operation 
that is required immediately for the next stage. Each stage is connected in a straight order to carry 
out the instruction flow. High throughput with low latency and reduced hardware cost are the main 
factors for the implementation of pipelined architecture. The pipelined stages with combinational 
logic between registers gives the high throughput when clock period ‘T’ used for registers is as 
small as possible. Pipeline efficiency is limited by register delay and the uneven time delays may 
be possible between pipeline stages. Though FFT implementation using parallel architecture results 
in faster computations, power consumption of large number of butterfly cores adds up resulting in 
poor power efficiency [6]. On the other hand, pipelined architectures uses less hardware giving 













3.1) Design of Pipeline Architecture for FFT: 
The GALS (Globally Asynchronous and Locally Synchronous) three stage pipelined hardware 
architecture for the implementation of FFT is given in [18]. This pipeline structure constitutes of 
three mux stages with twiddle factor multiplications in between two consecutive stages shown in 
Figure 9. 
Our work is focused on hardware realization and power estimation of the above pipelined 
architecture using synchronous clocks and detailing methods for low power approaches. Five 
pipelined stages that include three mux stages and two twiddle factor multiplication stages are used 




for the complete 8-point DIF-FFT computation. The block diagram for the five stage 
implementation of 8-point FFT is shown in Figure 10. In Figure 10, the MUX stage performs the 
mux operations in choosing right operands for complex floating point addition/subtraction and 
MULT stage performs the complex multiplication between the twiddle factors (loaded from LUTs 
or external registers) and operands. 
  Figure 10: Block Diagram of 5-stage Pipelined Design in Computing FFT  
3.2) Design of Butterfly Mux (MUX stage): 
The proposed design for MUX Unit in Figure 9 takes eight IEEE single precision floating point 
inputs fed serially one by one into the unit at each clock cycle. The first butterfly mux block is 
shown in the Figure 8 and consists of a floating point add/sub unit which computes the complex 
addition and subtraction on the correct operands. The design of floating point add/sub module is 





There are four feedback registers that help in storing the input operands until the matching 
operands are reached at input of floating point ADD/SUB block. For example, the input x0 have to 
be stored until x3 is reached at input side to perform floating point add/sub (x0 + x3, x0 - x3), and 
the feedback registers helps in this delaying of inputs. The feedback registers are operated with a 
clock mentioned “CLOCK” and supposed to be operated with time period represented as T. The 
internal registers operates with a scaled clock time period T/4 and are represented as CLK.  The 
timing of clock cycles for both internal and external registers are to be properly synchronized to 
avoid errors in calculation of complex addition and complex subtraction on the correct operands. 
The clock synchronizing of internal and external registers plays an important role in giving the 
correct output without errors. Figure 9 gives the clock scaling for the mux stage and also the 
Control 
Figure 11: First Mux Stage  
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synchronization of the selection line S1 of first two multiplexers A & B and control signal of 








3.2.1)  Control Logic for Butterfly Mux:  The control logic for the operation of the above MUX 
stage is given in the Table 6. The control signal ‘SWAP’ is the selection line on multiplexers in the 
MUX stage that swaps the input operands to either the feedback registers or computing the floating 
point arithmetic results to the next stage. The selection lines ‘S1’ on the multiplexers at the input 
side selects either real or imaginary values of input. The ‘Swap1’, ‘Swap2’ & ‘Swap3’ signals are 



















Control  =  0 
Control  =  1 
S1 = 0 
S1 = 1 S1= 1 
CLOCK 
 
Figure 12: Synchronization of Signals in Mux block 
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negedge (CLOCK) Swap1 Swap2 Swap3 
0 0 X X 
1 0 X X 
2 0 X X 
3 0 X X 
4 0 X X 
5 1 X X 
6 1 X X 
7 1 0 X 
8 1 0 X 
9 X 1 X 
10 X 1 X 
11 X 0 0 
12 X 0 1 
13 X 1 0 
14 X 1 1 
15 X X 0 
16 X X 1 
17 X X 0 
18 X X 1 
Table 7: Control Logic for Butterfly Mux (adapted from [19]) 
 
3.3) Design of Twiddle Factor Multiplication Block:   
The twiddle factor multiplication stage multiplies the suitable twiddle factor constant values as 
shown in Figure 10, with the outputs of the first stage. This stage makes use of an IEEE 754 floating 
point multiplier and add/sub unit which are discussed later in this chapter. The registers denoted as 
‘reg’ works with a clock period T/2. Therefore, three clocks with time periods T, T/2, T/4 are used 
to operate the entire top level design. If (ar+ bi) is the complex number input,  with (cr+di) being 
a twiddle factor constant, this stage performs the complex multiplication between the complex input 
and twiddle factor constant giving the output (ac-bd) as real part and (ad+bc) as the imaginary part.  
It can be observed that this complex number multiplication requires total six floating point 
operations to be performed (four multiplications {ac,bd,ad,bc}, one addition {ad +bc} and one 
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subtraction {ad-bc} ). The two multiplexers at the input side in Figure 10 operate with same 
selection lines as multiplexers A & B from Figure 8. 
  
 
Figure 13: Twiddle Factor Multiplication Architecture 
 
3.4) Floating Point Add/Sub Design: 
A traditional floating point add/sub architectures used for Digital signal Processing is utilized for 
this thesis [9]. The floating point add/sub block is designed using RTL Verilog for the present 
design and the logic is given in the next sections. 
3.4.1) Sign Logic: Using two 32 bit floating point numbers, the most significant bit (32nd) bit is the 
sign bit of the operands. Based on the sign bit of two operands and the control signal to add/subtract, 












XOR of A,B,C 
Sign of Output 
+ + Add + Addition  + + 
+ - Add + Subtraction - Greater sign 
- + Add + Subtraction - Greater sign 
- - Add + Addition + - 
+ + Sub - Subtraction - Greater sign 
+ - Sub - Addition + + 
- + Sub - Addition+ - 
- - Sub - Subtraction- Greater sign 
Table 8: Logic for Actual Floating Point Add/Sub and Sign Output 
 
3.4.2)   Equaling Exponents and Mantissa Shifting: The next step is to obtain the greater of the 
two operands for an actual floating point subtraction operation. This is done by comparing the 
exponents and mantissas of each operand and unpack the sign of greater operand. The sign of the 
greater operand helps in deciding the output sign when actual floating point subtraction is 
performed. If the exponents are not equal, the difference between the exponents is calculated and 
the smaller mantissa is shifted towards right to the count equal to difference of exponents. 
Generally, barrel shift registers are used to shift the mantissa in floating point arithmetic. Barrel 
shift registers can shift the required number of digits in one clock cycle, however, they pose the 
problem of hardware and power consumption as described in [18] [20]. Therefore, for a low 
power implementation of a floating point add/sub module, single shift registers can be used [20]. 
For the present design implementation, the shift is described in RTL Verilog and the synthesis 
tool performs the necessary gate level implementation of shifting. 
30 
 
3.4.3) Addition and Normalization on Mantissas: An addition/subtraction operation is done on the 
mantissas once the exponents are made equal. Normalization of addition result is simple 
compared to subtraction and always falls into two scenarios, that is, either a carryout generated by 
an addition or not. If the carry out is generated, carry is discarded and the remaining bits becomes 
resultant mantissa. If the carry is not generated the bits after the most significant 1 becomes 
output mantissa. This reduces the burden of normalization in addition as the search for most 
significant ‘1’is easy and is available readily in first two MSB places. 
3.4.4) Subtraction and Normalization on Mantissas: For subtraction, the resultant mantissas may 
have the significant 1 in any one of the 27 bit positions (normalizing 1 bit, 23 bits mantissa, extra 
3bits). The extra 3 bits here, a guard bit, round bit and sticky bit needed for rounding and 
precision [20].  Finding the leading 1 for normalization of subtraction result, is a complicated 
function and a leading zero detector (LZD) is generally used to detect this leading ‘1’ bit in the 
result. More efficient algorithms available for LZD designs [21] can be employed while designing 
floating point add/sub units for optimum performance.  
The resultant mantissa must be normalized by left shift until the leading ‘1’ is made the 
most significant bit. The count of left shifting is subtracted from the output exponents to get the 
final result of exponent. This gives the final normalized mantissa and final result of exponent in 
subtraction. The sign bit of output is calculated from the condition of addition/subtraction and the 
greater operand sign while comparing the exponents and mantissas. The advanced approaches for 
designing low power floating point add/subtract units which makes FFT computation more power 
efficient are found in [22][23]. 
3.5) Floating Point Multiplication [20]: Architecture of floating point multiplication unit is also a 
key factor in deciding performance of the entire FFT. The floating point multiplication for the thesis 
is implemented in a traditional way described as follows: 
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3.5.1)  Output Sign: The sign bit output when two floating point numbers are multiplied is the XOR 
of sign bits of the input operands.  
3.5.2)  Output Exponent: When two floating point numbers are multiplied, the resultant exponent 
is the sum of exponents of input operands. As the exponent in floating point representation is biased 
to decimal 128 (binary 8’b01111111), the addition of two floating point exponents adds the biasing 
value twice and care must be taken to remove the double biasing addition. Therefore, the exponent 
of the operands when added, the output result is subtracted with 128 (8’b01111111) to cancel the 
double addition of biasing value 128.  
3.5.3) Output Mantissa: The mantissas of input operands are multiplied using 24*24 bit multiplier. 
The 24 bits of each operand include the normalizing bit 1’ and the actual 23 mantissa bits of input 
operand. When two 24 bit operands are multiplied, the resultant product is a 48 bit binary output 
which determines the final mantissa and exponent. If the 47th bit in the product is ‘1’ the final output 
mantissa is [46:24], else it is [45:23], the remaining lower order 23 bits [22:0] are neglected to 
preserve the floating point format though the product loose it’s precision. If the 47th bit is 1, the 
exponent is increased by 1, otherwise the exponent remains the same as it is calculated in the 
previous step. If the input is given as all 0’s, the design uses the proper exponent value to preserve 













4.1) RTL Description of the Design: All the stages of the hardware architecture presented in 
Chapter 3 are implemented in the Verilog hardware description language following the IEEE 
Verilog standard 1364-2005 [35]. The test bench for the design written in Verilog includes all the 
control logic for SWAP control, Select S1, S2, S3 signals of mux blocks in three stages and clock 
timing of the circuit. The switching activity information required for the power calculation is 
captured using a .vcd file while testing the design using a test bench. 
4.2) Waveform & Simulation Results:  Mentor Graphics Model Sim software [32] is used for the 
simulation and logical verification of the design. The output simulation waveform for a set of 
sample test vectors (show in hexadecimal format) is given in the Figure 14. The inputs and 










Test Inputs Design Simulation outputs MATLAB outputs 
32'h40000000 + 32'h40800000 i 
(2+4i) 
32'h3f800000 + 32'hc0400000 i 
(1-3i) 
32'h40e00000 + 32'h41A80000 i 
(7+21i) 
32'h41700000 + 32'h40A00000 i 
(15+5i) 
32'h41400000 + 32'h41000000 i 
(12+8i) 
32'h41D00000 + 32'hC1F80000 i 
(26-31i) 
32'hC0800000 + 32'hC1100000 i 
(-4.0 -9.0i) 
32'hC1200000 + 32'hC1A80000 i 
(-10.0 -21.0i) 
32'h42440000 + 32'hC1D00000 i 
(49-26i) 
32'hC1700000 + 32'h42940000 i 
(-15+74i) 
32'hC0E00000 + 32'hC1B00000 i 
(-7-22i) 
32'h41E80000 + 32'h41B00000 i 
(29+22i) 
32'h41B6A09F+ 32'hC1595f64 i 
(22.828428 -13.585789i) 
32'h41895f61 + 32'hC183504E i 
(17.171572-16.414211i) 
32'h42062808 + 32'h40B2BEC4 i 
(33.539093+5.585787i) 
32'hC2E31404 + 32'h4106A09E i 
(-113.53909+8.414213i) 
 















Table 8: Design Outputs Compared with MATLAB Results 
 
4.3) Synthesis with Design Compiler:  
The Synopsys® Design Compiler ™ [34] is used to synthesis and optimize the RTL high level 
description of the design. The RTL is top-down compiled using the Design Compiler. Pre-defined 
Standard library Cells ‘gscl45nm’ [27] is used to compile the design. The gate level net list 
generated is tested using the test bench. The frequency of the design is limited between 20 to 30 
MHz and is primarily dependent on the frequency of functional blocks that are floating point 
add/sub and multiplication units in the design. Power reports of the design are generated by 
monitoring the switching activity of the design using the VCD file. The design is expected to run 
with greater performance and better power efficiency when a low power floating point adder and 





4.4) Power Estimation with Synopsys Primetime [33]: 
Synopsys Prime time tool is used to estimate the static and dynamic power consumption of the 
design. The switching activity of the design is obtained as follows 
4.4.1) VCD (Value Change Dump) File for Switching Activity: The change in the values of the 
signals in the design can be captured using the $dumpvar Verilog Task function in Test bench. 
While running the test simulation of the design, the VCD file captures the time and value of the 
transition that occurs in signals in the design. The VCD file has the information for the toggling 
activity of all signals and also the time when the toggling occurs. This file is used in Synopsys® 
Prime Time™ to read the toggling activity of net lists into the tool for calculating power consumed 
during dynamic switching of the cells in the design.  
Also, the switching activity of the design is monitored by giving 500 test vectors to the test 
bench. The 500 test vectors are randomly generated using a C programming and the code used for 
generating random test vectors is given in appendix. 
4.4.2)  SAIF (Switching Activity Interchange Format): The Switching activity file gives almost the 
same information as VCD file except that a SAIF file does not record the dynamic timing when the 
toggling activity occur. SAIF files captures only the switching activity and duration of switching, 
thus calculating only average power. Synopsys Prime time tool handles both VCD and SAIF files 
for power optimization and timing analysis. 
4.5) Library Specifications and Operating Conditions: 
Synopsys Design compiler [33] is utilized to generate a gate level net list of the design. The 
technology library used for logical mapping of the design is gscl45nm and the attributes of the 




4.5.1) Library Unit Attributes: 
Time unit: “1nano second” 
Voltage unit: “1Volt” 
Current Unit: “1 micro Ampere” 
Pulling resistance unit: “1kohm” 
Dynamic Power unit: “1 milli watt” 
Leakage Power unit: “1nano watt”  
Capacitive load unit: “1 pico farad” 
4.5.2) Operating Conditions: 
Voltage = 1.1 Volts 
Temperature = 27  
4.6) Power Report:  
Cell Internal Power   =   6.4694 mW   (54%) 
Net Switching Power   =   5.4361 mW   (46%) 
Total Dynamic Power    =   11.9055 mW   (100%) 
Cell Leakage Power     = 102.9736 uW  
 
4.7) Power Comparison:  Power results for the given pipelined architecture are compared with a 
parallel architecture in [16] and are given Table 10. It can be observed from Table 10 that the power 
efficiency is 10 times better compared to the parallel and combinational architecture in [16]. More 
importantly, optimized and low power results can be achieved by using power efficient floating 





Table 10: Power Results Compared with Earlier Designs 
 
4.8) Performance Comparison: The latency of the presented pipelined design for an N point is 
estimated by generating a formula for total number of clock cycles required in complete 
computation of N point FFT . The equation formulated is given in (4.1) 
@9= ?=@? ?D?=B >@A  G@;
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Stage Number Clock Cycles required at each decimation stage 
Stage 10        1 
Stage 9       1 2 
Stage 8      1 2 4 
Stage 7     1 2 4 8 
Stage 6    1 2 4 8 16 
Stage 5   1 2 4 8 16 32 
Stage 4  1 2 4 8 16 32 64 
Stage 3 1 2 4 8 16 32 64 128 
Stage 2 2 4 8 16 32 64 128 256 
Stage 1 4 8 16 32 64 128 256 512 
Stage 0 8 16 32 64 128 256 512 1024 
Twiddle stages 2 3 4 5 6 7 8 9 
Mux stages 3 4 5 6 7 8 9 10 
Total Clock Cycles 
required 20 38 72 138 268 526 1040 2066 
Table 11: Clock Latency for Higher Point FFTs 
 
 Simple FFT [16 ] Low power FFT [16] 
(mw) 
Pipelined FFT  
(mw) 
Cell internal Power 428.5302 mw 68.4336 mw 6.4694 mw 
Net Switching power 309.0902 mw 44.6828 mw 5.4361 mw 
Total Dynamic Power 737.62 mw 113.1164mw 11.905 mw 
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From Table 11, the total clock latency of a 1024 point FFT is 2,066 clock cycles which is efficient 
when compared to the designs given in [28] with latency 5,220 clock cycles. Though the frequency 
of operation in [28] is greater (100 MHz) compared to the presented design, the total performance 
of the design in [28] lags because of the greater computation cycles utilized. The performance 
comparison for both designs is given in Table 11 expecting the pipelined design to run at the same 
frequency as in [28]. The formula of processing time for computation given in Equation (4.2). 
~A>@AE
? = VTKN U NQLN NNQKWYIKSKN LM LPKIVTUL    (4.2) 
 Traditional FFT 
processors 
FFT processors in 
[28] 
Pipelined FFT processor 
Frequency ≥ 100 MHz ≥ 150 MHz ≥  150 MHz (if expected) 
Number of cycles 10240 5220 2066 
Processing time 102.4 µs 34. 8 µs 13.77 µs 
Table 12:  Performance Comparison to Previous Design. 
 
Better processing times can be achieved for the current design if the frequency of the design is 










This thesis presents the hardware realization of synchronous design for floating point FFT 
computation that consumes less power than the parallel architecture in [16]. The clock latency of 
the proposed design is very efficient computing the complete 1024 point FFT in 2066 clock cycles 
compared to that in [28]. Future work can be address the power consumption of the overall 
architecture by designing a control unit which monitors and stops the underlying unnecessary 
computations when the design is not in use. Clock gating techniques and power gating techniques 
given in [13] [14] can also be implemented to reduce the switching activity of the design as this 
significantly reduces the dynamic power consumption. Using power efficient functional blocks 
such as low power dual path floating point fused addition/subtraction in [22] [23] [24] and low 
power floating multiplication units in [25] [26], the design can be further improved for better 
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A-1) Verilog design of floating point multiplication: 
 
module spmult (out,a,b); 
output [31:0]out; 
wire [31:0]spproduct;  // output declaration of 32 bit number 
input [31:0]a,b; // input declarations of two 32 bit numbers 
// internal nets 
wire [47:0]prtemp; //temporary net used for storing 48bits in the product before truncation 
wire [7:0]pexptemp; //temporary exponent used before checking the most significand bit in the 
product 
//RTL Verilog code using ASSIGN statememts only  
assign spproduct[31] = a[31] ^ b[31];  // sign bits of inputs are operated seperately to get the sign 
bit of product 
assign pexptemp = a[30:23] + b[30:23] - 8'b01111111;  // extra bias (127) that is added twice is 
removed once to get the actual bias  
assign prtemp[47:0] = {1'b1,a[22:0]} * {1'b1,b[22:0]};  // 1 is appended to the 23 bit mantissas to 
multiply the significands perfectly and get the 48bit result 
assign spproduct[22:0] = prtemp[47]==1'b1 ? prtemp[46:24] : prtemp[45:23];//if 47th position(i.e 
48th bit) is 1,mantissa is from 46 to 24 positions else 45 to 23  
assign spproduct[30:23] = prtemp[47]==1'b1 ? pexptemp+1'b1 : pexptemp; //if 48th bit in the 








A-2) Verilog design of floating point ADD/SUB : 
 
module subadd(out,a,b,cntrl); //toplvl module 
output [31:0]out; //final ouptut 
input [31:0]a,b; //input IEEE 754 numbers 
input cntrl; //cntrl 0_adds 1_subtracts 
wire cndtn,sign; //actual add or sub 
wire [31:0] grt,smll;  




expshift t(grt[31:0],smll[31:0],preexp[7:0],a[31:0],b[31:0],sign); //exponent comparisionn 
shift s(newm[23:0],grt[30:23],smll[30:23],smll[22:0]);//shifting exponents 
addition d(add[27:0],{1'b1,grt[22:0]},newm[23:0]);//addition without normalizing 
subtraction q(sub[27:0],grt[22:0],newm[23:0]); //subtraction without normalizing 
normaladd an(nrmam,nadexp,add[27:0],preexp[7:0]); //normalizing addition output 
normalsubs sb(nrmsm,nsbexp,sub[27:0],preexp[7:0]);//normalizing subtraction output 
assign cndtn=cntrl^a[31]^b[31];//xor operation tells whether actually to add or subtract 
assign out[22:0]=cndtn?nrmsm[27:5]:nrmam[22:0];//assigning mantissa according to condtn 
assign out[30:23]=cndtn?nsbexp[7:0]:nadexp[7:0];//assigning exponents according to condtn 
//logic used to get the sign bit when subtraction is done 
assign out[31]=(cntrl==1'b0)?grt[31]:(a[31]==1'b0 && b[31]==1'b1)?1'b0:(a[31]==1'b1 && 
b[31]==1'b0)?1'b1:(a[31]&&b[31]&&sign)?1'b0:(a[31]==1'b0 && b[31]==1'b0 && 
sign==1'b0)?1'b0:1'b1;//sign is always greater number sign 
endmodule 
 



















wire  [31:0]count; 
assign count=grtexp-smllexp; //count is used to shift the mantissa and make expopents equal 
assign newm[23:0]={1'b1,smm[22:0]}>>count;//shifting the mantissas to equalize exponents 
endmodule 
 
//module for adding mantissa 









input [22:0]a;//input mantissas (equal exponents) 
input [23:0]b; 
wire [27:0]reneg;//28th bit to check whether the result is negative 
wire [27:0]tempaa; 
assign reneg[27:0]={1'b0,1'b1,a[22:0],3'b0}-{1'b0,b[23:0],3'b0}; 
assign tempaa=0-reneg[27:0];//twos complement of result 
assign outsub=(reneg[27]==1'b1)?tempaa:reneg[27:0];//twoscomplement is output if result is - 
endmodule 
 
//normalizing the sum mantissa 






assign newaexp=(oldman[27]==1'b1)?oldexp+1:oldexp;//increasing the exponent 
endmodule 
 







































A-3) Verilog design of first MUX Stage 
 
//module of first mux unit first stage 
module firstmux(ar,ai,cr,ci,select,swap1,reset,cntrl,clock,clck); 
output [31:0]cr,ci; //outputs of first mux 
input [31:0]ar,ai; //inputs to first mux 
input select,swap1; //selection lines that control simple 2x1 muxes used in MUX unit  
input reset; //reset pin of all the flipflops used 
input clock,clck; //clockr operates on real values, clockc on imaginary and clck on internal regs 
input cntrl; //cntrl is when to add or when to subtract 
wire [31:0]ar1,ac1,br,bi,p,q,r,dr,di,q1,q2,q3,q4,d1r,d2r,d3r,d1c,d2c,d3c,cr1,ci1; //intermediate 
outputs joined as wire between blocks 
 










































A-4) Verilog design of Second MUX Stage: 
 
//module of second mux unit second stage 
module secondmux(ar,ai,cr,ci,select,swap2,reset,cntrl,clock,clck); 
output [31:0]cr,ci; //outputs of first mux 
input [31:0]ar,ai; //inputs to first mux 
input select,swap2; //selection lines that control simple 2x1 muxes used in MUX unit  
input reset; //reset pin of all the flipflops used 
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input clock,clck; //clockr operates on real values, clockc on imaginary and clck on internal regs 
input cntrl; //cntrl is when to add or when to subtract 
wire [31:0]ar1,ac1,br,bi,p,q,r,dr,di,q1,q2,q3,q4,d1r,d2r,d3r,d1c,d2c,d3c,cr1,ci1; //intermediate 
outputs joined as wire between blocks 
//registers before mux starting that takes in input ai and ar 
D_flpflop arin(ar,ar1,clock,reset); 
D_flpflop acin(ai,ac1,clock,reset); 










D_flpflop aq(q3,q4,clck,reset);  





//muxes at the inputs using selection  
//smplemux ia(ar1,ac1,p,select);  
//smplemux ib(br,bi,q,select); 
//feed back flipflops (2 in number) 
D_flpflop er1(dr,d1r,clock,reset); 
D_flpflop er2(d1r,br,clock,reset);  
//feedback registers imaginary 
D_flpflop ei1(di,d1c,clock,reset); 
D_flpflop ei2(d1c,bi,clock,reset); 
//for complex values 
 






A-5) Verilog design of third MUX Stage: 
 




output [31:0]cr,ci; //outputs of third mux 
input [31:0]ar,ai; //inputs to third mux 
input select,swap3; //selection lines that control simple 2x1 muxes used in MUX unit  
input reset; //reset pin of all the flipflops used 
input clock,clck; //clockr operates on real values, clockc on imaginary and clck on internal regs 
input cntrl; //cntrl is when to add or when to subtract 
wire [31:0]ar1,ac1,br,bi,p,q,r,dr,di,q1,q2,q3,q4,d1r,d2r,d3r,d1c,d2c,d3c,cr1,ci1; //intermediate 
outputs joined as wire between blocks 
 
//registers before mux starting that takes in input ai and ar 
D_flpflop arin(ar,ar1,clock,reset); 
D_flpflop acin(ai,ac1,clock,reset); 













//one adder/subtractor used  
subadd t1(r,q,p,cntrl); 
//registers used to store the output values after third stage 
D_flpflop cre(cr1,cr,clock,reset); 
D_flpflop cim(ci1,ci,clock,reset); 
//External feed back registers 
D_flpflop fdb3a(dr,br,clock,reset); 








input  [2:0]selectm; 
input clock,clck,clckm,mcntrl,reset; 
output [31:0]outmr,outmi; 




wire [31:0] c,d,in1,in2; 
reg [31:0] w80r=32'h3f800000,w80c=32'h00000000, 
w81r=32'h3f800000,w81c=32'h00000000, 
 w82r=32'h3f800000, w82c=32'h00000000, 
 w83r=32'h3f800000, w83c=32'h00000000, 
 w84r=32'h3f800000, w84c=32'h00000000, 
 w85r=32'h3f3504f3, w85c=32'hbf3504f3, 
w86r=32'h00000000, w86c=32'hbf800000, 









 assign in1[31:0]=(sltm==1'b0)?ar[31:0]:ai[31:0]; 
 assign in2[31:0]=(sltn==1'b0)?c[31:0]:d[31:0]; 
//combinational multiplication block used 
spmult sr(prod,in1,in2); 
//intermediate products stored 
D_flpflop min1(prod,m1,clck,reset); 
D_flpflop min2(m1,m2,clck,reset); 
//combinational add/sub unit 
subadd s1(sb1,m2,m1,mcntrl); 









input  [2:0]selectm2; 
input clock,clckm,clck,mcntrl,reset; 
output [31:0]outmr,outmi; 
input  sltm,sltn; 
wire [31:0]c,d,in1,in2; 
reg [31:0] w80r=32'h3f800000,w80c=32'h00000000, w81r=32'h3f800000, w81c=32'h00000000, 
 w82r=32'h3f800000, w82c=32'h00000000, 
 w83r=32'h00000000, w83c=32'hbf800000, 
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 w84r=32'h3f800000, w84c=32'h00000000, 
 w85r=32'h3f800000, w85c=32'h00000000, 
 w86r=32'h3f800000, w86c=32'h00000000, 











 assign in1[31:0]=(sltm==1'b0)?ar[31:0]:ai[31:0]; 








A-8) Verilog design of complete FFT (Top Level Design): 
 
//toplevel that has all the 5 pipelined stages 




input [31:0]ar,ai; //input ports 
output [31:0]outr,outi; //outports 
input clock,clck,clckm; 
input select,reset,cntrl,mcntrl,sltm,sltn; //control lines of all the stages 
input [2:0]selectm,selectm2; //twidle factor selection line for multiplication 
input swap1,swap2,swap3; //selection lines of each mux 1,2,3 (logic table desired) 
inout [31:0]or1,oi1,orm1,oim1,or2,oi2,orm2,oim2,prod,m1,m2,sb1; //intermediate outputs at each 
stage joined by wire 
//instantiation of stages 
firstmux mx1(ar,ai,or1,oi1,select,swap1,reset,cntrl,clock,clck); 
//first twidle factor multiplication unit 
mult1 ma1(or1,oi1,orm1,oim1,clock,clckm,clck,mcntrl,sltm,sltn,selectm,reset,prod,m1,m2,sb1); 




//second stage twidle factor multiplication 
mult2 ma2(or2,oi2,orm2,oim2,clock,clckm,clck,mcntrl,sltm,sltn,selectm2,reset); 






A-9) C-Program for Generating 500 Random Vectors as Inputs to Design. 
 







   int i, n; 
   time_t t; 
    
   n = 500; 
    
   /* Intializes random number generator */ 
   srand((unsigned) time(&t)); 
 
   /* Print all the random numbers in the given range in hexadecimal format */ 
   for( i = 0 ; i < n ; i++ ) { 
      printf("#8 ar= %08x;\n", rand() % 99999999999); 
      printf("   ai=%08x;\n", rand() % 8888888888); 
   } 
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